Transactional active memory

Hong Va Leong; Manhoi Choy

Transactional active memory

Hong Va Leong
, Manhoi Choy

Research output: Journal article publication › Journal article › Academic research › peer-review

Abstract

Advances in VLSI technology have rendered the implementation of complex operation sequences or transactions inside the body of hardware memory chips a concrete possibility. We show that such an implementation will provide an attractive performance gain and demonstrate the effectiveness through simulation.

Original language	English
Pages (from-to)	1441-1443
Number of pages	3
Journal	Electronics Letters
Volume	33
Issue number	17
Publication status	Published - 14 Aug 1997

Keywords

Integrated memory circuits
VLSI

ASJC Scopus subject areas

Electrical and Electronic Engineering

Cite this

@article{09ecd614c58848d7b45728cf131215b8,

title = "Transactional active memory",

abstract = "Advances in VLSI technology have rendered the implementation of complex operation sequences or transactions inside the body of hardware memory chips a concrete possibility. We show that such an implementation will provide an attractive performance gain and demonstrate the effectiveness through simulation.",

keywords = "Integrated memory circuits, VLSI",

author = "Leong, \{Hong Va\} and Manhoi Choy",

year = "1997",

month = aug,

day = "14",

language = "English",

volume = "33",

pages = "1441--1443",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "John Wiley \& Sons Inc.",

number = "17",

}

TY - JOUR

T1 - Transactional active memory

AU - Leong, Hong Va

AU - Choy, Manhoi

PY - 1997/8/14

Y1 - 1997/8/14

N2 - Advances in VLSI technology have rendered the implementation of complex operation sequences or transactions inside the body of hardware memory chips a concrete possibility. We show that such an implementation will provide an attractive performance gain and demonstrate the effectiveness through simulation.

AB - Advances in VLSI technology have rendered the implementation of complex operation sequences or transactions inside the body of hardware memory chips a concrete possibility. We show that such an implementation will provide an attractive performance gain and demonstrate the effectiveness through simulation.

KW - Integrated memory circuits

KW - VLSI

UR - https://www.scopus.com/pages/publications/0031198980

M3 - Journal article

SN - 0013-5194

VL - 33

SP - 1441

EP - 1443

JO - Electronics Letters

JF - Electronics Letters

IS - 17

ER -

Transactional active memory

Abstract

Keywords

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this