RNFTL: A reuse-aware NAND flash translation layer for flash memory

Yi Wang; Duo Liu; Meng Wang; Zhiwei Qin; Zili Shao; Yong Guan

doi:10.1145/1755888.1755912

RNFTL: A reuse-aware NAND flash translation layer for flash memory

Yi Wang, Duo Liu, Meng Wang, Zhiwei Qin, Zili Shao, Yong Guan

Research output: Chapter in book / Conference proceeding › Conference article published in proceeding or book › Academic research › peer-review

15 Citations (Scopus)

Abstract

In this paper, we propose a hybrid-level flash translation layer (FTL) called RNFTL (Reuse-Aware NFTL) to improve the endurance and space utilization of NAND flash memory. Our basic idea is to prevent a primary block with many free pages from being erased in a merge operation. The preserved primary blocks are further reused as replacement blocks. In such a way, the space utilization and the number of erase counts for each block in NAND flash can be enhanced. To the best of our knowledge, this is the first work to employ a reuse-aware strategy in FTL for improving the space utilization and endurance of NAND flash. We conduct experiments on a set of traces that collected from real workload in daily life. The experimental results show that our technique has significant improvement on space utilization, block lifetime and wear-leveling compared with the previous work.

Original language	English
Title of host publication	LCTES'10 - Proceedings of the ACM SIGPLAN/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems
Pages	163-172
Number of pages	10
DOIs	https://doi.org/10.1145/1755888.1755912
Publication status	Published - 16 Jul 2010
Event	ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, LCTES 2010 - Stockholm, Sweden Duration: 13 Apr 2010 → 15 Apr 2010

Conference

Conference	ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, LCTES 2010
Country/Territory	Sweden
City	Stockholm
Period	13/04/10 → 15/04/10

Keywords

endurance
flash memory
reuse
space utilization
wear-leveling

ASJC Scopus subject areas

Software

More information

10.1145/1755888.1755912

Cite this

@inproceedings{c56a99af6ef949e3b78e301617f7b5d1,

title = "RNFTL: A reuse-aware NAND flash translation layer for flash memory",

abstract = "In this paper, we propose a hybrid-level flash translation layer (FTL) called RNFTL (Reuse-Aware NFTL) to improve the endurance and space utilization of NAND flash memory. Our basic idea is to prevent a primary block with many free pages from being erased in a merge operation. The preserved primary blocks are further reused as replacement blocks. In such a way, the space utilization and the number of erase counts for each block in NAND flash can be enhanced. To the best of our knowledge, this is the first work to employ a reuse-aware strategy in FTL for improving the space utilization and endurance of NAND flash. We conduct experiments on a set of traces that collected from real workload in daily life. The experimental results show that our technique has significant improvement on space utilization, block lifetime and wear-leveling compared with the previous work.",

keywords = "endurance, flash memory, reuse, space utilization, wear-leveling",

author = "Yi Wang and Duo Liu and Meng Wang and Zhiwei Qin and Zili Shao and Yong Guan",

year = "2010",

month = jul,

day = "16",

doi = "10.1145/1755888.1755912",

language = "English",

isbn = "9781605589534",

pages = "163--172",

booktitle = "LCTES'10 - Proceedings of the ACM SIGPLAN/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems",

note = "ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, LCTES 2010 ; Conference date: 13-04-2010 Through 15-04-2010",

}

Wang, Y, Liu, D, Wang, M, Qin, Z, Shao, Z & Guan, Y 2010, RNFTL: A reuse-aware NAND flash translation layer for flash memory. in LCTES'10 - Proceedings of the ACM SIGPLAN/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems. pp. 163-172, ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, LCTES 2010, Stockholm, Sweden, 13/04/10. https://doi.org/10.1145/1755888.1755912

RNFTL: A reuse-aware NAND flash translation layer for flash memory. / Wang, Yi; Liu, Duo; Wang, Meng et al.
LCTES'10 - Proceedings of the ACM SIGPLAN/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems. 2010. p. 163-172.

Research output: Chapter in book / Conference proceeding › Conference article published in proceeding or book › Academic research › peer-review

TY - GEN

T1 - RNFTL: A reuse-aware NAND flash translation layer for flash memory

AU - Wang, Yi

AU - Liu, Duo

AU - Wang, Meng

AU - Qin, Zhiwei

AU - Shao, Zili

AU - Guan, Yong

PY - 2010/7/16

Y1 - 2010/7/16

N2 - In this paper, we propose a hybrid-level flash translation layer (FTL) called RNFTL (Reuse-Aware NFTL) to improve the endurance and space utilization of NAND flash memory. Our basic idea is to prevent a primary block with many free pages from being erased in a merge operation. The preserved primary blocks are further reused as replacement blocks. In such a way, the space utilization and the number of erase counts for each block in NAND flash can be enhanced. To the best of our knowledge, this is the first work to employ a reuse-aware strategy in FTL for improving the space utilization and endurance of NAND flash. We conduct experiments on a set of traces that collected from real workload in daily life. The experimental results show that our technique has significant improvement on space utilization, block lifetime and wear-leveling compared with the previous work.

AB - In this paper, we propose a hybrid-level flash translation layer (FTL) called RNFTL (Reuse-Aware NFTL) to improve the endurance and space utilization of NAND flash memory. Our basic idea is to prevent a primary block with many free pages from being erased in a merge operation. The preserved primary blocks are further reused as replacement blocks. In such a way, the space utilization and the number of erase counts for each block in NAND flash can be enhanced. To the best of our knowledge, this is the first work to employ a reuse-aware strategy in FTL for improving the space utilization and endurance of NAND flash. We conduct experiments on a set of traces that collected from real workload in daily life. The experimental results show that our technique has significant improvement on space utilization, block lifetime and wear-leveling compared with the previous work.

KW - endurance

KW - flash memory

KW - reuse

KW - space utilization

KW - wear-leveling

UR - http://www.scopus.com/inward/record.url?scp=77954531367&partnerID=8YFLogxK

U2 - 10.1145/1755888.1755912

DO - 10.1145/1755888.1755912

M3 - Conference article published in proceeding or book

SN - 9781605589534

SP - 163

EP - 172

BT - LCTES'10 - Proceedings of the ACM SIGPLAN/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems

T2 - ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, LCTES 2010

Y2 - 13 April 2010 through 15 April 2010

ER -

RNFTL: A reuse-aware NAND flash translation layer for flash memory

Abstract

Conference

Keywords

ASJC Scopus subject areas

More information

Other files and links

Fingerprint

Cite this