Reconfigurable acceleration of microphone array algorithms for speech enhancement

Ka Fai Cedric Yiu; Hok Ho Chun; Nedelko Grbric; Yao Lu; Xiaoxiang Shi; Wayne Luk

doi:10.1109/ASAP.2008.4580179

Reconfigurable acceleration of microphone array algorithms for speech enhancement

Ka Fai Cedric Yiu, Hok Ho Chun, Nedelko Grbric, Yao Lu, Xiaoxiang Shi, Wayne Luk

Research output: Chapter in book / Conference proceeding › Conference article published in proceeding or book › Academic research › peer-review

7 Citations (Scopus)

Abstract

Microphone arrays play an important role in noise reduction and speech enhancement. Their algorithms are based on beamforming, which reduces the level of localized and ambient noise signals while minimizing distortion to speech from the desired direction via spatial filtering. This paper describes a class of subband beamforming algorithms. The similarity between different algorithms is discussed. To enhance computational efficiency, the algorithms are implemented in frequency domain. A hardware architecture, with bitwidth optimization, is proposed to support the algorithms. An implementation with 7 instances on a Xilinx XC4VSX55 FPGA at 175MHz can run 41.7 times faster than the corresponding pure software implementation on a 3.2GHz Pentium 4 PC.

Original language	English
Title of host publication	ASAP08, Conference Proceedings - IEEE 19th International Conference on Application-Specific Systems, Architectures and Processors
Pages	203-208
Number of pages	6
DOIs	https://doi.org/10.1109/ASAP.2008.4580179
Publication status	Published - 19 Sept 2008
Event	ASAP08 - IEEE 19th International Conference on Application-Specific Systems, Architectures and Processors - Leuven, Belgium Duration: 2 Jul 2008 → 4 Jul 2008

Conference

Conference	ASAP08 - IEEE 19th International Conference on Application-Specific Systems, Architectures and Processors
Country/Territory	Belgium
City	Leuven
Period	2/07/08 → 4/07/08

ASJC Scopus subject areas

Hardware and Architecture
Computer Networks and Communications

More information

10.1109/ASAP.2008.4580179

Cite this

@inproceedings{47bf4e0dcc3a45b9a448de13be73e8fd,

title = "Reconfigurable acceleration of microphone array algorithms for speech enhancement",

abstract = "Microphone arrays play an important role in noise reduction and speech enhancement. Their algorithms are based on beamforming, which reduces the level of localized and ambient noise signals while minimizing distortion to speech from the desired direction via spatial filtering. This paper describes a class of subband beamforming algorithms. The similarity between different algorithms is discussed. To enhance computational efficiency, the algorithms are implemented in frequency domain. A hardware architecture, with bitwidth optimization, is proposed to support the algorithms. An implementation with 7 instances on a Xilinx XC4VSX55 FPGA at 175MHz can run 41.7 times faster than the corresponding pure software implementation on a 3.2GHz Pentium 4 PC.",

author = "Yiu, {Ka Fai Cedric} and Chun, {Hok Ho} and Nedelko Grbric and Yao Lu and Xiaoxiang Shi and Wayne Luk",

year = "2008",

month = sep,

day = "19",

doi = "10.1109/ASAP.2008.4580179",

language = "English",

isbn = "9781424418985",

pages = "203--208",

booktitle = "ASAP08, Conference Proceedings - IEEE 19th International Conference on Application-Specific Systems, Architectures and Processors",

note = "ASAP08 - IEEE 19th International Conference on Application-Specific Systems, Architectures and Processors ; Conference date: 02-07-2008 Through 04-07-2008",

}

Yiu, KFC, Chun, HH, Grbric, N, Lu, Y, Shi, X & Luk, W 2008, Reconfigurable acceleration of microphone array algorithms for speech enhancement. in ASAP08, Conference Proceedings - IEEE 19th International Conference on Application-Specific Systems, Architectures and Processors., 4580179, pp. 203-208, ASAP08 - IEEE 19th International Conference on Application-Specific Systems, Architectures and Processors, Leuven, Belgium, 2/07/08. https://doi.org/10.1109/ASAP.2008.4580179

Reconfigurable acceleration of microphone array algorithms for speech enhancement. / Yiu, Ka Fai Cedric; Chun, Hok Ho; Grbric, Nedelko et al.
ASAP08, Conference Proceedings - IEEE 19th International Conference on Application-Specific Systems, Architectures and Processors. 2008. p. 203-208 4580179.

Research output: Chapter in book / Conference proceeding › Conference article published in proceeding or book › Academic research › peer-review

TY - GEN

T1 - Reconfigurable acceleration of microphone array algorithms for speech enhancement

AU - Yiu, Ka Fai Cedric

AU - Chun, Hok Ho

AU - Grbric, Nedelko

AU - Lu, Yao

AU - Shi, Xiaoxiang

AU - Luk, Wayne

PY - 2008/9/19

Y1 - 2008/9/19

N2 - Microphone arrays play an important role in noise reduction and speech enhancement. Their algorithms are based on beamforming, which reduces the level of localized and ambient noise signals while minimizing distortion to speech from the desired direction via spatial filtering. This paper describes a class of subband beamforming algorithms. The similarity between different algorithms is discussed. To enhance computational efficiency, the algorithms are implemented in frequency domain. A hardware architecture, with bitwidth optimization, is proposed to support the algorithms. An implementation with 7 instances on a Xilinx XC4VSX55 FPGA at 175MHz can run 41.7 times faster than the corresponding pure software implementation on a 3.2GHz Pentium 4 PC.

AB - Microphone arrays play an important role in noise reduction and speech enhancement. Their algorithms are based on beamforming, which reduces the level of localized and ambient noise signals while minimizing distortion to speech from the desired direction via spatial filtering. This paper describes a class of subband beamforming algorithms. The similarity between different algorithms is discussed. To enhance computational efficiency, the algorithms are implemented in frequency domain. A hardware architecture, with bitwidth optimization, is proposed to support the algorithms. An implementation with 7 instances on a Xilinx XC4VSX55 FPGA at 175MHz can run 41.7 times faster than the corresponding pure software implementation on a 3.2GHz Pentium 4 PC.

UR - http://www.scopus.com/inward/record.url?scp=51749092679&partnerID=8YFLogxK

U2 - 10.1109/ASAP.2008.4580179

DO - 10.1109/ASAP.2008.4580179

M3 - Conference article published in proceeding or book

SN - 9781424418985

SP - 203

EP - 208

BT - ASAP08, Conference Proceedings - IEEE 19th International Conference on Application-Specific Systems, Architectures and Processors

T2 - ASAP08 - IEEE 19th International Conference on Application-Specific Systems, Architectures and Processors

Y2 - 2 July 2008 through 4 July 2008

ER -

Reconfigurable acceleration of microphone array algorithms for speech enhancement

Abstract

Conference

ASJC Scopus subject areas

More information

Other files and links

Fingerprint

Cite this