Abstract
In this paper, we develop a novel real-time instruction-level loop scheduling technique to reduce leakage energy consumption for applications with loops on VLIW architecture. We first prove that the scheduling problem with the minimum leakage energy consumption within a timing constraint is NP-complete. Then, LEMLS (Leakage Energy Minimization Loop Scheduling) algorithm is designed to repeatedly regroup a loop based on rotation scheduling [3], and decrease leakage energy integrating with leakage power reduction mechanism. We conduct experiments on a set of DSP benchmarks based on the power model of the VLIW processors in [12]. The results show that our algorithm achieves significant leakage energy saving compared with list scheduling and the algorithm in [19].
| Original language | English |
|---|---|
| Title of host publication | Proceedings - 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2007 |
| Pages | 12-19 |
| Number of pages | 8 |
| DOIs | |
| Publication status | Published - 1 Dec 2007 |
| Event | 4296821 - Daegu, Korea, Republic of Duration: 21 Aug 2007 → 24 Aug 2007 |
Conference
| Conference | 4296821 |
|---|---|
| Country/Territory | Korea, Republic of |
| City | Daegu |
| Period | 21/08/07 → 24/08/07 |
UN SDGs
This output contributes to the following UN Sustainable Development Goals (SDGs)
-
SDG 7 Affordable and Clean Energy
ASJC Scopus subject areas
- Computer Science Applications
- Control and Systems Engineering
- Electrical and Electronic Engineering
Fingerprint
Dive into the research topics of 'Real-time loop scheduling with leakage energy minimization for embedded VLIW DSP processors'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver