Abstract
Investigations into data storage schemes for parallel memory system of vector processing have been mainly focused on low-order interleaved scheme, skewed scheme and XOR scheme. In this paper, a new interleaved storage scheme, namely k-row interleaved scheme, is suggested and investigated. This scheme allocates k consecutive data of a vector onto one memory module sequentially and then the next k consecutive data onto the next memory module. The address mapping functions are devised and the performance of this scheme is evaluated. It is found that this scheme improves the average performance for vector access over the previous schemes. The address generation hardware is also shown to be simple.
Original language | English |
---|---|
Title of host publication | Proceedings of the 10th IEEE Region Conference on Computer, Communication, Control and Power Engineering |
Publisher | Publ by IEEE |
Pages | 32-35 |
Number of pages | 4 |
ISBN (Print) | 0780312333 |
Publication status | Published - 1 Dec 1993 |
Event | Proceedings of the 1993 IEEE Region 10 Conference on Computer, Communication, Control and Power Engineering (TENCON '93). Part 1 (of 5) - Beijing, China Duration: 19 Oct 1993 → 21 Oct 1993 |
Conference
Conference | Proceedings of the 1993 IEEE Region 10 Conference on Computer, Communication, Control and Power Engineering (TENCON '93). Part 1 (of 5) |
---|---|
Country/Territory | China |
City | Beijing |
Period | 19/10/93 → 21/10/93 |
ASJC Scopus subject areas
- Engineering(all)