Memory access aware mapping for networks-on-chip

Xi Jin; Nan Guan; Qingxu Deng; Wang Yi

doi:10.1109/RTCSA.2011.31

Memory access aware mapping for networks-on-chip

Xi Jin, Nan Guan, Qingxu Deng, Wang Yi

Research output: Chapter in book / Conference proceeding › Conference article published in proceeding or book › Academic research › peer-review

5 Citations (Scopus)

Abstract

Networks-on-Chip (NoC) has been introduced to offer high on-chip communication bandwidth for large-scale multi-core systems. However, the communication bandwidth between NoC chips and off-chip memories is relatively low, which seriously limits the overall system performance. So optimizing the off-chip memory communication efficiency is a crucial issue in the NoC system design flow. In this paper, we present a memory access aware mapping algorithm for NoC, which explores SDRAM access parallelization in order to offer higher off-chip memory communication efficiency, and eventually achieve higher overall system performance. To the best of our knowledge, this is the first work to consider off-chip memory communication efficiency in application mapping on NoC. Experimental results showed that, comparing with classical NoC mapping algorithms, our algorithm can significantly improve the memory utilization and overall system throughput (on average 60% improvement).

Original language	English
Title of host publication	Proceedings - 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011
Pages	339-348
Number of pages	10
Volume	1
DOIs	https://doi.org/10.1109/RTCSA.2011.31
Publication status	Published - 1 Dec 2011
Externally published	Yes
Event	17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011 - Toyama, Japan Duration: 28 Aug 2011 → 31 Aug 2011

Conference

Conference	17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011
Country/Territory	Japan
City	Toyama
Period	28/08/11 → 31/08/11

ASJC Scopus subject areas

Computational Theory and Mathematics
Computer Networks and Communications
Computer Science Applications

More information

10.1109/RTCSA.2011.31

Cite this

@inproceedings{735c0e999d1f406a891d88bccdc647be,

title = "Memory access aware mapping for networks-on-chip",

abstract = "Networks-on-Chip (NoC) has been introduced to offer high on-chip communication bandwidth for large-scale multi-core systems. However, the communication bandwidth between NoC chips and off-chip memories is relatively low, which seriously limits the overall system performance. So optimizing the off-chip memory communication efficiency is a crucial issue in the NoC system design flow. In this paper, we present a memory access aware mapping algorithm for NoC, which explores SDRAM access parallelization in order to offer higher off-chip memory communication efficiency, and eventually achieve higher overall system performance. To the best of our knowledge, this is the first work to consider off-chip memory communication efficiency in application mapping on NoC. Experimental results showed that, comparing with classical NoC mapping algorithms, our algorithm can significantly improve the memory utilization and overall system throughput (on average 60% improvement).",

author = "Xi Jin and Nan Guan and Qingxu Deng and Wang Yi",

year = "2011",

month = dec,

day = "1",

doi = "10.1109/RTCSA.2011.31",

language = "English",

isbn = "9780769545028",

volume = "1",

pages = "339--348",

booktitle = "Proceedings - 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011",

note = "17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011 ; Conference date: 28-08-2011 Through 31-08-2011",

}

Jin, X, Guan, N, Deng, Q & Yi, W 2011, Memory access aware mapping for networks-on-chip. in Proceedings - 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011. vol. 1, 6029862, pp. 339-348, 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011, Toyama, Japan, 28/08/11. https://doi.org/10.1109/RTCSA.2011.31

Memory access aware mapping for networks-on-chip. / Jin, Xi; Guan, Nan; Deng, Qingxu et al.
Proceedings - 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011. Vol. 1 2011. p. 339-348 6029862.

Research output: Chapter in book / Conference proceeding › Conference article published in proceeding or book › Academic research › peer-review

TY - GEN

T1 - Memory access aware mapping for networks-on-chip

AU - Jin, Xi

AU - Guan, Nan

AU - Deng, Qingxu

AU - Yi, Wang

PY - 2011/12/1

Y1 - 2011/12/1

N2 - Networks-on-Chip (NoC) has been introduced to offer high on-chip communication bandwidth for large-scale multi-core systems. However, the communication bandwidth between NoC chips and off-chip memories is relatively low, which seriously limits the overall system performance. So optimizing the off-chip memory communication efficiency is a crucial issue in the NoC system design flow. In this paper, we present a memory access aware mapping algorithm for NoC, which explores SDRAM access parallelization in order to offer higher off-chip memory communication efficiency, and eventually achieve higher overall system performance. To the best of our knowledge, this is the first work to consider off-chip memory communication efficiency in application mapping on NoC. Experimental results showed that, comparing with classical NoC mapping algorithms, our algorithm can significantly improve the memory utilization and overall system throughput (on average 60% improvement).

AB - Networks-on-Chip (NoC) has been introduced to offer high on-chip communication bandwidth for large-scale multi-core systems. However, the communication bandwidth between NoC chips and off-chip memories is relatively low, which seriously limits the overall system performance. So optimizing the off-chip memory communication efficiency is a crucial issue in the NoC system design flow. In this paper, we present a memory access aware mapping algorithm for NoC, which explores SDRAM access parallelization in order to offer higher off-chip memory communication efficiency, and eventually achieve higher overall system performance. To the best of our knowledge, this is the first work to consider off-chip memory communication efficiency in application mapping on NoC. Experimental results showed that, comparing with classical NoC mapping algorithms, our algorithm can significantly improve the memory utilization and overall system throughput (on average 60% improvement).

UR - http://www.scopus.com/inward/record.url?scp=84855538473&partnerID=8YFLogxK

U2 - 10.1109/RTCSA.2011.31

DO - 10.1109/RTCSA.2011.31

M3 - Conference article published in proceeding or book

SN - 9780769545028

VL - 1

SP - 339

EP - 348

BT - Proceedings - 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011

T2 - 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011

Y2 - 28 August 2011 through 31 August 2011

ER -

Memory access aware mapping for networks-on-chip

Abstract

Conference

ASJC Scopus subject areas

More information

Other files and links

Fingerprint

Cite this