Loop scheduling with timing and switching-activity minimization for VLIW DSP

Zili Shao, Bin Xiao, Chun Xue, Qingfeng Zhuge, Edwin H.M. Sha

Research output: Journal article publicationJournal articleAcademic researchpeer-review

17 Citations (Scopus)

Abstract

In embedded systems, high-performance DSP needs to be performed not only with high-data throughput but also with low-power consumption. This article develops an instruction-level loop-scheduling technique to reduce both execution time and bus-switching activities for applications with loops on VLIW architectures. We propose an algorithm, SAMLS (Switching-Activity Minimization Loop Scheduling), to minimize both schedule length and switching activities for applications with loops. In the algorithm, we obtain the best schedule from the ones that are generated from an initial schedule by repeatedly rescheduling the nodes with schedule length and switching activities minimization based on rotation scheduling and bipartite matching. The experimental results show that our algorithm can reduce both schedule length and bus-switching activities. Compared with the work of Lee et al. [2003], SAMLS shows an average 11.5% reduction in schedule length and an average 19.4% reduction in bus-switching activities.
Original languageEnglish
Pages (from-to)165-185
Number of pages21
JournalACM Transactions on Design Automation of Electronic Systems
Volume11
Issue number1
DOIs
Publication statusPublished - 1 Jan 2006

Keywords

  • Compilers
  • Instruction bus optimization
  • Instruction scheduling
  • Loops
  • Low-power optimization
  • Retiming
  • Software pipelining
  • VLIW

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this