Improved schedulability analysis of EDF scheduling on reconfigurable hardware devices

Nan Guan; Zonghua Gu; Qingxu Deng; Weichen Liu; Ge Yu

doi:10.1109/IPDPS.2007.370339

Improved schedulability analysis of EDF scheduling on reconfigurable hardware devices

Nan Guan, Zonghua Gu, Qingxu Deng, Weichen Liu, Ge Yu

Research output: Chapter in book / Conference proceeding › Conference article published in proceeding or book › Academic research › peer-review

6 Citations (Scopus)

Abstract

Reconfigurable devices, such as Field Programmable Gate Arrays (FPGAs), are very popular in today's embedded systems design due to their low-cost, high-performance and flexibility. Partially Runtime-Reconfigurable (PRTR) FPGAs allow hardware tasks to be placed and removed dynamically at runtime. Hardware task scheduling on PRTR FPGAs brings many challenging issues to traditional real-time scheduling theory, which have not been adequately addressed by the research community compared to software task scheduling on CPUs. In this paper, we consider the schedulability analysis problem of HW task scheduling on PRPR FPGAs. We derive utilization bound tests for two variants of global EDF scheduling, and use synthetic tasksets to compare performance of the tests to existing work and simulation results.

Original language	English
Title of host publication	Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM
DOIs	https://doi.org/10.1109/IPDPS.2007.370339
Publication status	Published - 24 Sept 2007
Externally published	Yes
Event	21st International Parallel and Distributed Processing Symposium, IPDPS 2007 - Long Beach, CA, United States Duration: 26 Mar 2007 → 30 Mar 2007

Conference

Conference	21st International Parallel and Distributed Processing Symposium, IPDPS 2007
Country/Territory	United States
City	Long Beach, CA
Period	26/03/07 → 30/03/07

ASJC Scopus subject areas

Hardware and Architecture
Software
General Mathematics

More information

10.1109/IPDPS.2007.370339

Cite this

@inproceedings{169d8fb96b1442b1a731ce41398bd5eb,

title = "Improved schedulability analysis of EDF scheduling on reconfigurable hardware devices",

abstract = "Reconfigurable devices, such as Field Programmable Gate Arrays (FPGAs), are very popular in today's embedded systems design due to their low-cost, high-performance and flexibility. Partially Runtime-Reconfigurable (PRTR) FPGAs allow hardware tasks to be placed and removed dynamically at runtime. Hardware task scheduling on PRTR FPGAs brings many challenging issues to traditional real-time scheduling theory, which have not been adequately addressed by the research community compared to software task scheduling on CPUs. In this paper, we consider the schedulability analysis problem of HW task scheduling on PRPR FPGAs. We derive utilization bound tests for two variants of global EDF scheduling, and use synthetic tasksets to compare performance of the tests to existing work and simulation results.",

author = "Nan Guan and Zonghua Gu and Qingxu Deng and Weichen Liu and Ge Yu",

year = "2007",

month = sep,

day = "24",

doi = "10.1109/IPDPS.2007.370339",

language = "English",

isbn = "1424409101",

booktitle = "Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM",

note = "21st International Parallel and Distributed Processing Symposium, IPDPS 2007 ; Conference date: 26-03-2007 Through 30-03-2007",

}

Guan, N, Gu, Z, Deng, Q, Liu, W & Yu, G 2007, Improved schedulability analysis of EDF scheduling on reconfigurable hardware devices. in Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM., 4228067, 21st International Parallel and Distributed Processing Symposium, IPDPS 2007, Long Beach, CA, United States, 26/03/07. https://doi.org/10.1109/IPDPS.2007.370339

Improved schedulability analysis of EDF scheduling on reconfigurable hardware devices. / Guan, Nan; Gu, Zonghua; Deng, Qingxu et al.
Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM. 2007. 4228067.

Research output: Chapter in book / Conference proceeding › Conference article published in proceeding or book › Academic research › peer-review

TY - GEN

T1 - Improved schedulability analysis of EDF scheduling on reconfigurable hardware devices

AU - Guan, Nan

AU - Gu, Zonghua

AU - Deng, Qingxu

AU - Liu, Weichen

AU - Yu, Ge

PY - 2007/9/24

Y1 - 2007/9/24

N2 - Reconfigurable devices, such as Field Programmable Gate Arrays (FPGAs), are very popular in today's embedded systems design due to their low-cost, high-performance and flexibility. Partially Runtime-Reconfigurable (PRTR) FPGAs allow hardware tasks to be placed and removed dynamically at runtime. Hardware task scheduling on PRTR FPGAs brings many challenging issues to traditional real-time scheduling theory, which have not been adequately addressed by the research community compared to software task scheduling on CPUs. In this paper, we consider the schedulability analysis problem of HW task scheduling on PRPR FPGAs. We derive utilization bound tests for two variants of global EDF scheduling, and use synthetic tasksets to compare performance of the tests to existing work and simulation results.

AB - Reconfigurable devices, such as Field Programmable Gate Arrays (FPGAs), are very popular in today's embedded systems design due to their low-cost, high-performance and flexibility. Partially Runtime-Reconfigurable (PRTR) FPGAs allow hardware tasks to be placed and removed dynamically at runtime. Hardware task scheduling on PRTR FPGAs brings many challenging issues to traditional real-time scheduling theory, which have not been adequately addressed by the research community compared to software task scheduling on CPUs. In this paper, we consider the schedulability analysis problem of HW task scheduling on PRPR FPGAs. We derive utilization bound tests for two variants of global EDF scheduling, and use synthetic tasksets to compare performance of the tests to existing work and simulation results.

UR - http://www.scopus.com/inward/record.url?scp=34548804334&partnerID=8YFLogxK

U2 - 10.1109/IPDPS.2007.370339

DO - 10.1109/IPDPS.2007.370339

M3 - Conference article published in proceeding or book

SN - 1424409101

SN - 9781424409105

BT - Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM

T2 - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007

Y2 - 26 March 2007 through 30 March 2007

ER -

Improved schedulability analysis of EDF scheduling on reconfigurable hardware devices

Abstract

Conference

ASJC Scopus subject areas

More information

Other files and links

Fingerprint

Cite this