Efficient VLSI architecture for new three-step search algorithm

Zhongli He, Ming L. Liou, Philip Ching Ho Chan, R. Li

Research output: Chapter in book / Conference proceedingConference article published in proceeding or bookAcademic researchpeer-review

18 Citations (Scopus)

Abstract

In this paper, we propose an efficient VLSI architecture for a new three-step search (NTSS) algorithm that is superior to the existing three-step search (TSS) algorithm. By appropriately organizing the checking points into checking-vectors, the regularity of data flow is exploited and the architecture based on 1-D systolic arrays is proposed. Because of the intrinsic characteristic of high-throughput, the proposed architecture can provide efficient solutions for a wide range of video applications.
Original languageEnglish
Title of host publicationMidwest Symposium on Circuits and Systems
PublisherIEEE
Pages1228-1231
Number of pages4
Publication statusPublished - 1 Dec 1995
Externally publishedYes
EventProceedings of the 1995 IEEE 38th Midwest Symposium on Circuits and Systems. Part 1 (of 2) - Rio de Janeiro, Brazil
Duration: 13 Aug 199516 Aug 1995

Conference

ConferenceProceedings of the 1995 IEEE 38th Midwest Symposium on Circuits and Systems. Part 1 (of 2)
CountryBrazil
CityRio de Janeiro
Period13/08/9516/08/95

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this