Efficient PFC voltage regulator with reduced redundant power processing

Martin H L Chow, Chi Kong Tse, Yim shu Lee

Research output: Journal article publicationConference articleAcademic researchpeer-review

17 Citations (Scopus)


Conventional PFC power supplies employ two cascading stages that deal separately with PFC and voltage regulation. Since power is processed serially by two power stages, the efficiency is limited. In this paper a PFC power supply with improved efficiency is proposed. This circuit makes use of a parallel configuration that reduces unnecessary processing of all power by two stages serially. The circuit is derived from consideration of the power flow between the input, the load and the storage capacitor. A specific circuit implementation is described and the test results are reported.
Original languageEnglish
Pages (from-to)87-92
Number of pages6
JournalPESC Record - IEEE Annual Power Electronics Specialists Conference
Publication statusPublished - 1 Dec 1999
EventProceedings of the 1999 30th Annual IEEE Power Electronics Specialists Conference (PESC'99) - Charleston, SC, United States
Duration: 27 Jun 19991 Jul 1999

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Efficient PFC voltage regulator with reduced redundant power processing'. Together they form a unique fingerprint.

Cite this