Design of low power differential logic using adiabatic switching technique

Chun Keung Lo, Philip Ching Ho Chan

Research output: Journal article publicationConference articleAcademic researchpeer-review

2 Citations (Scopus)


This paper presents a new adiabatic circuit technique called adiabatic differential cascode voltage switch with complementary pass-transistor logic tree (ADCPL). Power reduction is achieved by recovering the energy in the recover phase of the supply clock. Energy dissipation comparison with other logic circuits is performed. Simulation shows that for a pipelined ADCPL carry lookahead adder, a power reduction of 50% to 70% can be achieved over static CMOS case within a practical operation frequency range.
Original languageEnglish
Pages (from-to)33-36
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
Publication statusPublished - 1 Jan 1998
Externally publishedYes
EventProceedings of the 1998 IEEE International Symposium on Circuits and Systems, ISCAS. Part 5 (of 6) - Monterey, CA, United States
Duration: 31 May 19983 Jun 1998

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this