An efficient approach of power reducing for scratch-pad memory based embedded systems

Yanqin Yang, Wenchao Xu, Minyi Guo, Zili Shao

Research output: Chapter in book / Conference proceedingConference article published in proceeding or bookAcademic researchpeer-review

Abstract

Scratch-pad memory (SPM) is widely used in embedded systems. It is a topical and crucial subject to reduce power consumption for SPM systems, since high power consumption can reduce systems reliability and increase the cost and size of heat sinks. In this paper, we propose an effective approach of power reducing to scale down voltage and frequency as much as possible. We first pipelined data transference and processing. Second, we find the comparative time slack between fast data processing and low data transference, and then provide both single and dynamic scaling to reduce power consumption. We conduct our approach on the simulator of Trimaran, and the experimental results show that the approach achieves significant power reduction improvement while the run-time performance outperforms previous work.
Original languageEnglish
Title of host publicationProceedings - 2011 International Conference on Parallel Processing Workshops, ICPPW 2011
Pages229-237
Number of pages9
DOIs
Publication statusPublished - 7 Nov 2011
Event2011 International Conference on Parallel Processing Workshops, ICPPW 2011 - Taipei City, Taiwan
Duration: 13 Sep 201116 Sep 2011

Conference

Conference2011 International Conference on Parallel Processing Workshops, ICPPW 2011
CountryTaiwan
CityTaipei City
Period13/09/1116/09/11

Keywords

  • DVFS
  • Embedded system
  • Power
  • Scratch-pad memory

ASJC Scopus subject areas

  • Software
  • Mathematics(all)
  • Hardware and Architecture

Cite this