An adiabatic differential logic for low-power digital systems

Chun Keung Lo, Philip Ching Ho Chan

Research output: Journal article publicationJournal articleAcademic researchpeer-review

21 Citations (Scopus)


A new adiabatic circuit technique called adiabatic differential cascode voltage switch with complementary pass-transistor logic tree (ADCPL) is presented. ADCPL is a dual-rail logic with relatively low gate complexity. It operates from a two-phase nonoverlapping supply clock. Power reduction is achieved by recovering the energy in the recover phase of the supply clock. Energy dissipation comparison with other logic circuits is performed. Simulation shows that for a pipelined ADCPL carry lookahead adder, a power reduction of 50%-70% can be achieved over the static complimentary metal oxide semiconductor case within a practical operation frequency range. The results also show that the lower the operating frequency, the larger the energy savings for an ADCPL circuit.
Original languageEnglish
Pages (from-to)1245-1250
Number of pages6
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Issue number9
Publication statusPublished - 1 Sept 1999
Externally publishedYes


  • Adiabatic circuit
  • Differential cascode voltage logic
  • Low-power digital system
  • Lowpower circuit

ASJC Scopus subject areas

  • Signal Processing
  • Electrical and Electronic Engineering


Dive into the research topics of 'An adiabatic differential logic for low-power digital systems'. Together they form a unique fingerprint.

Cite this