A step-up switched-capacitor multilevel inverter with self-voltage balancing

Yuanmao Ye, Ka Wai Eric Cheng, Junfeng Liu, Kai Ding

Research output: Journal article publicationJournal articleAcademic researchpeer-review

395 Citations (Scopus)


The objective of this paper is to propose a new inverter topology for a multilevel voltage output. This topology is designed based on a switched capacitor (SC) technique, and the number of output levels is determined by the number of SC cells. Only one dc voltage source is needed, and the problem of capacitor voltage balancing is avoided as well. This structure is not only very simple and easy to be extended to a higher level, but also its gate driver circuits are simplified because the number of active switches is reduced. The operational principle of this inverter and the targeted modulation strategies are presented, and power losses are investigated. Finally, the performance of the proposed multilevel inverter is evaluated with the experimental results of an 11-level prototype inverter.
Original languageEnglish
Article number6779655
Pages (from-to)6672-6680
Number of pages9
JournalIEEE Transactions on Industrial Electronics
Issue number12
Publication statusPublished - 1 Dec 2014


  • H-bridge
  • multilevel inverter
  • selective harmonic elimination (SHE)
  • sinusoidal pulsewidth modulation (SPWM)
  • switched capacitor (SC)

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Electrical and Electronic Engineering


Dive into the research topics of 'A step-up switched-capacitor multilevel inverter with self-voltage balancing'. Together they form a unique fingerprint.

Cite this