A step-up switched-capacitor multilevel inverter with self-voltage balancing

Yuanmao Ye; Ka Wai Eric Cheng; Junfeng Liu; Kai Ding

doi:10.1109/TIE.2014.2314052

A step-up switched-capacitor multilevel inverter with self-voltage balancing

Yuanmao Ye, Ka Wai Eric Cheng, Junfeng Liu, Kai Ding

The Hong Kong Polytechnic University

Research output: Journal article publication › Journal article › Academic research › peer-review

433 Citations (Scopus)

Abstract

The objective of this paper is to propose a new inverter topology for a multilevel voltage output. This topology is designed based on a switched capacitor (SC) technique, and the number of output levels is determined by the number of SC cells. Only one dc voltage source is needed, and the problem of capacitor voltage balancing is avoided as well. This structure is not only very simple and easy to be extended to a higher level, but also its gate driver circuits are simplified because the number of active switches is reduced. The operational principle of this inverter and the targeted modulation strategies are presented, and power losses are investigated. Finally, the performance of the proposed multilevel inverter is evaluated with the experimental results of an 11-level prototype inverter.

Original language	English
Article number	6779655
Pages (from-to)	6672-6680
Number of pages	9
Journal	IEEE Transactions on Industrial Electronics
Volume	61
Issue number	12
DOIs	https://doi.org/10.1109/TIE.2014.2314052
Publication status	Published - 1 Dec 2014

Keywords

H-bridge
multilevel inverter
selective harmonic elimination (SHE)
sinusoidal pulsewidth modulation (SPWM)
switched capacitor (SC)

ASJC Scopus subject areas

Control and Systems Engineering
Electrical and Electronic Engineering

More information

10.1109/TIE.2014.2314052

Cite this

@article{8387f7904ffa47b5b58a102cf8fe5a6b,

title = "A step-up switched-capacitor multilevel inverter with self-voltage balancing",

abstract = "The objective of this paper is to propose a new inverter topology for a multilevel voltage output. This topology is designed based on a switched capacitor (SC) technique, and the number of output levels is determined by the number of SC cells. Only one dc voltage source is needed, and the problem of capacitor voltage balancing is avoided as well. This structure is not only very simple and easy to be extended to a higher level, but also its gate driver circuits are simplified because the number of active switches is reduced. The operational principle of this inverter and the targeted modulation strategies are presented, and power losses are investigated. Finally, the performance of the proposed multilevel inverter is evaluated with the experimental results of an 11-level prototype inverter.",

keywords = "H-bridge, multilevel inverter, selective harmonic elimination (SHE), sinusoidal pulsewidth modulation (SPWM), switched capacitor (SC)",

author = "Yuanmao Ye and Cheng, {Ka Wai Eric} and Junfeng Liu and Kai Ding",

year = "2014",

month = dec,

day = "1",

doi = "10.1109/TIE.2014.2314052",

language = "English",

volume = "61",

pages = "6672--6680",

journal = "IEEE Transactions on Industrial Electronics",

issn = "0278-0046",

publisher = "IEEE Industrial Electronics Society",

number = "12",

}

TY - JOUR

T1 - A step-up switched-capacitor multilevel inverter with self-voltage balancing

AU - Ye, Yuanmao

AU - Cheng, Ka Wai Eric

AU - Liu, Junfeng

AU - Ding, Kai

PY - 2014/12/1

Y1 - 2014/12/1

N2 - The objective of this paper is to propose a new inverter topology for a multilevel voltage output. This topology is designed based on a switched capacitor (SC) technique, and the number of output levels is determined by the number of SC cells. Only one dc voltage source is needed, and the problem of capacitor voltage balancing is avoided as well. This structure is not only very simple and easy to be extended to a higher level, but also its gate driver circuits are simplified because the number of active switches is reduced. The operational principle of this inverter and the targeted modulation strategies are presented, and power losses are investigated. Finally, the performance of the proposed multilevel inverter is evaluated with the experimental results of an 11-level prototype inverter.

AB - The objective of this paper is to propose a new inverter topology for a multilevel voltage output. This topology is designed based on a switched capacitor (SC) technique, and the number of output levels is determined by the number of SC cells. Only one dc voltage source is needed, and the problem of capacitor voltage balancing is avoided as well. This structure is not only very simple and easy to be extended to a higher level, but also its gate driver circuits are simplified because the number of active switches is reduced. The operational principle of this inverter and the targeted modulation strategies are presented, and power losses are investigated. Finally, the performance of the proposed multilevel inverter is evaluated with the experimental results of an 11-level prototype inverter.

KW - H-bridge

KW - multilevel inverter

KW - selective harmonic elimination (SHE)

KW - sinusoidal pulsewidth modulation (SPWM)

KW - switched capacitor (SC)

UR - http://www.scopus.com/inward/record.url?scp=84907546204&partnerID=8YFLogxK

U2 - 10.1109/TIE.2014.2314052

DO - 10.1109/TIE.2014.2314052

M3 - Journal article

SN - 0278-0046

VL - 61

SP - 6672

EP - 6680

JO - IEEE Transactions on Industrial Electronics

JF - IEEE Transactions on Industrial Electronics

IS - 12

M1 - 6779655

ER -

A step-up switched-capacitor multilevel inverter with self-voltage balancing

Abstract

Keywords

ASJC Scopus subject areas

More information

Other files and links

Fingerprint

Cite this